Take a look at MDC presentation

Visit IDEA Lab Youtube Channel for more videos: link

Key Features

  • composition of different high-level abstract functional specification to be implemented on a single accelerator, based on coarse-grained reconfigurable technologies
  • automatic resource minimization
  • automatic reconfiguration management


  • Software developers/embedded system engineers with little to none knowledge of the hardware
  • Hardware architects/embedded system engineers requesting for additional features (e.g. power optimization)

Benefits for the User

  • design automation from high level models (dataflows) to hardware
  • handling of complex and time consuming design issues, such as topology exploration or power optimization
  • easy system integration within Xilinx platforms


  • high level models (dataflow) of functionalities to be implemented – XDF, Cal
  • HDL description of the components (HDL Components Library, HCL) corresponding to the dataflow actors, manually or automatically generated – Verilog, VHDL
  • hardware communication protocol between components – XML


  • (baseline) HDL description corresponding to the multi-functional model – Verilog, VHDL
  • (optional) multi-functional model resulting from the combination of the input applications models – XDF, Cal
  • (optional) Xilinx IP wrapper logic, scripts and drivers – XML, Verilog, Tcl, C

Role in the CERBERO Toolchain

Tool Highlight

[Table: MDC]


MDC Brochure here

Web Page



Return to Toolchain