



Horizon 2020
European Union funding
for Research & Innovation



MDC Tutorial

CGR Coprocessor Generation from Dataflow Networks

Claudio Rubattu



Università degli Studi di Sassari



**Institut National des Sciences
Appliquées de Rennes**



Outline

- Introduction
 - HW Reconfigurability
 - Dataflow to Hardware
- MDC Tool
- Tutorial Details
 - Sobel and Roberts Operators
 - Operator Dataflow Descriptions
 - Tutorial Steps
 - Tutorial Summary


Hw Reconfigurability

Fine-Grain Reconfiguration

- High flexibility bit-level reconfiguration
- Slow and memory expensive configuration phase

Coarse-Grain Reconfiguration


- Medium flexibility word-level reconfiguration
- Fast configuration phase




	FG	CG
	Bit-level	Word-level
Flexibility	😊	😐
Reconf. Speed	😐	😊
Config. Storage	😞	😐

Dataflow to Hardware

Dataflow Specification




HW Platform




1:1

Dataflow Specifications




Coarse Grained Reconfigurable HW Platform




3:1

Dataflow to Hardware


Dataflow Specification




HW Platform






Dataflow Specifications



Coarse Grained Reconfigurable HW Platform







Multi Dataflow Composer Tool



MDC design suite

<http://sites.unica.it/rpct/>




Multi Dataflow Composer Tool



MDC design suite

<http://sites.unica.it/rpct/>


Multi Dataflow Composer Tool



MDC design suite

<http://sites.unica.it/rpct/>

Multi Dataflow Composer Tool



MDC design suite

<http://sites.unica.it/rpct/>

Structural Profiler:

low-level feedback (from synthesis) and DSE for topology optimization.

- (ASIC + FPGA)

Coprocessor Generator:

generation of ready-to-use Xilinx IPs

- (FPGA)

Power Manager:



automatic application of clock-gating and/or power-gating.

- CG (ASIC + FPGA)
- PG (ASIC)

Multi Dataflow Composer Tool


Coprocessor Generator:

generation of ready-to-use Xilinx IPs




MDC design suite


<http://sites.unica.it/rpct/>



Sobel Operator




Roberts Operator




Operators Dataflow Descriptions


Roberts network



Sobel network



Multi-dataflow network




Tutorial Steps

**Coprocessor
Generation**

**System
Generation**

**Validation on
FPGA**




Tutorial Steps

*Coprocessor
Generation*

*System
Generation*

*Validation on
FPGA*




Tutorial Steps

*Coprocessor
Generation*

*System
Generation*

***Validation on
FPGA***





MDC Protocol Generalization

<protocol>

```

<sys_signals>
  <signal id="0" net_port="clock" is_clock=""...></signal>
  ...
</sys_signals>
<actor>
  <sys_signals>
    <signal id="0" port="clk" net_port="clock"
...></signal>
    ...
  </sys_signals>
  <comm_signals>
    <signal id="0" port="din" channel="data"...></signal>
    <signal id="1" port="dout"
channel="data"...></signal>
    <signal id="2" port="wr" channel="en"...></signal>
    ...
  </comm_signals>
</actor>
<predecessor>
  <sys_signals>...</sys_signals>
  <comm_signals>...<comm_signals>
</predecessor>
<successor>
  <sys_signals>...</sys_signals>
  <comm_signals>...<comm_signals>
</successor>
</protocol>
  
```



Tutorial Summary

Coprocessor Generation

MDC Inputs:

files(provided by user)

Dataflow networks

Comm. protocol

HDL comp. libraries

user options

Merging algo

Coupling

Host processor

DMA adoption

Device

System Generation

Vivado Inputs:

files(provided by MDC)

CGR system HDL

High-level drivers

Scripts for Vivado

user options

Simulation

Synthesis

Validation on FPGA

Board Inputs:

files(provided by

Vivado)

Bitstream

files(provided by MDC)

High-level drivers

files(provided by user)

Application code

user options

Syst. reconfiguration



Horizon 2020
European Union funding
for Research & Innovation



uniss
UNIVERSITÀ DEGLI STUDI DI SASSARI

INSA
INSTITUT NATIONAL
DES SCIENCES
APPLIQUÉES
RENNES



Acknowledgements

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 732105.

