



Horizon 2020 European Union Funding for Research & Innovation



## **Models of Architecture**

#### Maxime Pelcat INSA Rennes, IETR, Institut Pascal Nokia Bell Labs 2018

This work has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 732105: CERBERO.

## INSA Rennes – IETR VAADER



- Abstracting computational architecture to
  - -Predict performance
  - -Support current hardware evolutions



### Motivation: architecture evolution

- Hardware Architectures are becoming
  - -More complex
  - -More heterogeneous
  - -More High Performance embedded Computing (HPeC)
    - Embedded deep learning, near-sensor computing, fog computing, edge computing, many-cores, etc.
    - Real-time constraints, stream processing applications



- Let's look at ARM-based HPeC
  - -Let us consider 4 heterogeneous solutions
    - ARM = control path + some of the data path
    - in red: data path

Multi-ARM FPGA Multi-ARM GPGPU Multi-ARM DSP

Let's look at ARM-based HPeC











• ARM big.LITTLE: Samsung Exynos 5422



Let's look at ARM-based HPeC



• Multi-ARM + GPGPU: Nvidia Jetson TX1 module



![](_page_8_Picture_3.jpeg)

Let's look at ARM-based HPeC

![](_page_9_Figure_2.jpeg)

• Multi-ARM + DSP: Texas Instruments Keystone II TCI6638K2K

![](_page_10_Figure_2.jpeg)

![](_page_10_Picture_3.jpeg)

![](_page_10_Picture_4.jpeg)

Difficult to program (well) Linux SMP + Open Event Machine 160 Gflops <15W

Let's look at ARM-based HPeC

![](_page_11_Figure_2.jpeg)

![](_page_11_Picture_3.jpeg)

• Multi-ARM + FPGA: Xilinx Zynq Ultrascale +

![](_page_12_Figure_2.jpeg)

#### More difficult to program (well) Linux SMP + HLS or HDL

![](_page_12_Picture_4.jpeg)

- Current trends
  - FPGAs are gaining importance: what about flops?
  - Adding video/image accelerators
    - Video Compression: H.264/AVC, H.265/HEVC, etc.
    - AI: For tensor applications  $\rightarrow$  reach 1Tops/W
  - -RISC-V as an open HW competitor to ARM

![](_page_13_Picture_7.jpeg)

#### Motivation: architecture evolution

- Towards more complexity
  - -More cores, hierarchies of clusters
  - -Heteronegeneity, Interconnect complexity
- Reminds intra-core modifications in XXth

![](_page_14_Figure_5.jpeg)

### Motivation: architecture evolution

- But there are some differences between intracore and inter-core parallelism
  - At coarse grain, PEs communicate asynchronously
  - There is no (or less) centralized processing decision
  - There is no performance portability (nothing equivalent to C-to-VLIW compilers)
- How can/should we manage this HW complexity?

- Can we predict performance at design time? How?

![](_page_15_Picture_7.jpeg)

## System Objectives

![](_page_16_Picture_1.jpeg)

![](_page_16_Picture_2.jpeg)

Peak Power

![](_page_16_Picture_4.jpeg)

Unit Cost

![](_page_16_Picture_5.jpeg)

![](_page_16_Picture_6.jpeg)

![](_page_16_Picture_7.jpeg)

![](_page_16_Picture_8.jpeg)

![](_page_16_Picture_9.jpeg)

![](_page_16_Picture_10.jpeg)

![](_page_16_Picture_11.jpeg)

CERBER

Maxime Pelcat

## System Design: Y-Chart

![](_page_17_Figure_1.jpeg)

![](_page_17_Picture_2.jpeg)

Horizon 2020 European Union Funding for Research & Innovation

Maxime Pelcat

## Model-Based Design

![](_page_18_Figure_1.jpeg)

![](_page_18_Picture_2.jpeg)

## On MoC Side: Many Results

- #EdwardALee, #ProgrammingParadigms
- Discrete Event MoCs
- Finite State Machines  $\rightarrow$  imperative languages
- Functional MoCs
- Petri Nets
- Dataflow MoCs SDF, CSDF, IDF, IBSDF, PSDF, SPDF, PISDF, etc.
   PREESM

## Dataflow MoCs Case

#### And they are not all here...

Feature	SDF	ADF	IBSDF	DSSF	PSDF	PiSDF	SADF	SPDF	DPN	KPN
Expressivity	Low Med.			ed.	Turing complete					
Hierarchical			Х	X	Х	Х				
Compositional			X	X		Х				
Reconfigurable					Х	X	Х	Χ	Χ	Χ
Statically schedulable	Х	Х	X	X						
Decidable	Х	Х	Х	X	(X)	(X)	Х	(X)		
Variable rates		Х			Х	Х	Х	Χ	Χ	Χ
Non-determinism							Х	Х	Х	

SDF: Synchronous Dataflow ADF: Affine Dataflow IBSDF: Interface-Based Dataflow DSSF: Deterministic SDF with Shared Fifos PSDF: Parameterized SDF

![](_page_20_Picture_4.jpeg)

![](_page_20_Picture_5.jpeg)

PiSDF Parameterized and Interfaced SDF SADF: Scenario-Aware Dataflow SPDF: Schedulable Parametric Dataflow DPN: Dataflow Process Network KPN: Kahn Process Network

## But Still a Lot to Do

- on Real-Time Multicore systems especially
- Usually, RT application specification =

-Multiple tasks sharing resources

-Activation periods or triggering events

Objective = keeping resources busy

![](_page_21_Picture_6.jpeg)

T3

**T2** 

**T1** 

## MoCs are not sufficient

![](_page_22_Figure_1.jpeg)

![](_page_23_Figure_1.jpeg)

![](_page_23_Picture_2.jpeg)

## **Problem: Predict System Quality**

- How to predict a system « quality » ?
  - -Efficiently (simple procedure)
  - -Early (from abstract models)
  - -Accurately (with a good fidelity)
  - -With reproducibility (same models = same prediction)

![](_page_24_Picture_6.jpeg)

#### Definition

- -Model of a system Non-Functional Property
- -Application-independent
- -Abstract
- -Reproducible

Pelcat, M; Mercat, A; Desnos, K; Maggiani, L; Liu, Y; Heulot, J; Nezan, J-F; Hamidouche, W; Ménard, D; Bhattacharyya, S (2017) "Reproducible Evaluation of System Efficiency with a Model of Architecture: From Theory to Practice", IEEE TCAD.

![](_page_25_Picture_7.jpeg)

	Model	Reproducible	Application- independent	Abstract		
	AADL		×	×		
	MCA SHIM	×	×	×		
	UML MARTE	×		×		
	AAA	×		×		
	CHARMED	×		×		
	S-LAM	×		×		
	MAPS	×		×		
	LSLA					
INS	Horizon 20	27				

for Research & Innovation

![](_page_27_Figure_1.jpeg)

One and always the same quality evaluation

![](_page_27_Picture_3.jpeg)

![](_page_28_Figure_1.jpeg)

![](_page_28_Picture_2.jpeg)

## LSLA: First MoA

- LSLA = Linear System-Level Architecture
   Model
- Motivated by the additive nature of energy consumption

![](_page_29_Picture_3.jpeg)

## System Objectives

![](_page_30_Picture_1.jpeg)

![](_page_30_Picture_2.jpeg)

**Peak Power** 

![](_page_30_Picture_4.jpeg)

![](_page_30_Picture_5.jpeg)

![](_page_30_Picture_6.jpeg)

![](_page_30_Picture_7.jpeg)

![](_page_30_Picture_8.jpeg)

S

Unit Cost

![](_page_30_Picture_9.jpeg)

![](_page_30_Picture_10.jpeg)

![](_page_30_Picture_11.jpeg)

![](_page_30_Picture_12.jpeg)

Maxime Pelcat

CERBER

#### **Energy/Power Define Architecture**

![](_page_31_Figure_1.jpeg)

## LSLA Model of Architecture

![](_page_32_Figure_1.jpeg)

## LSLA Model of Architecture

![](_page_33_Figure_1.jpeg)

## LSLA MoA for Energy Prediction

86% of fidelity on octo-core ARM <sup>(\*)</sup>

![](_page_34_Figure_2.jpeg)

## LSLA MoA for Energy Prediction

• The model is learnt from energy

measurements

![](_page_35_Figure_3.jpeg)

![](_page_35_Picture_4.jpeg)

# LSLA MoA for Energy Prediction

• The model is **learnt** from energy

measurements

![](_page_36_Figure_3.jpeg)

## LSLA: MoA, not MoHW

- LSLA models HW + communication
   libraries + scheduler + Oss +...
- LSLA models the service the platform offers to the applications
- Top-down approach
  - -Learning parameters from experiments

![](_page_37_Picture_5.jpeg)

## System Objectives

![](_page_38_Picture_1.jpeg)

for Research & Innovation

![](_page_38_Picture_2.jpeg)

#### **Peak Power**

![](_page_38_Picture_4.jpeg)

T°C

## MoAs: Limits of LSLA

- Energy Linear model OK
  Latency
- Latency does not have an additive nature

![](_page_39_Figure_3.jpeg)

## Activity & MoA for Latency

![](_page_40_Figure_1.jpeg)

## Activity & MoA for Latency

#### $\Sigma \rightarrow 12 + 12 + 11 = 35$ a) b) $\Sigma \rightarrow 8+6+11=25$ max(35,25)=35 2x+0 3x+0 **PE1** PE2 CN **MaxPlus** 10x+1 Horizon 2020 European Union Funding for Research & Innovation

## Activity & MoA for Latency

 $\Sigma \rightarrow 24$ 

![](_page_42_Figure_2.jpeg)

## Accuracy? No, Fidelity!

![](_page_43_Figure_1.jpeg)

![](_page_43_Picture_2.jpeg)

![](_page_43_Picture_3.jpeg)

Maxime Pelcat

## **Current Activities**

![](_page_44_Picture_1.jpeg)

## H2020 CERBERO

Cross-layer Design of Reconfigurable

#### **Cyber-Physical Systems**

![](_page_45_Figure_3.jpeg)

![](_page_45_Picture_4.jpeg)

## **CERBERO** System Adaptation

![](_page_46_Figure_1.jpeg)

![](_page_46_Picture_2.jpeg)

## H2020 Cerbero Toolchain

![](_page_47_Figure_1.jpeg)

![](_page_47_Picture_2.jpeg)

## GdR SOC2

![](_page_48_Picture_1.jpeg)

- Groupement de recherche SOC2
  - Systems on a Chip, Connected Systems
  - Industrial partner club

![](_page_48_Picture_5.jpeg)

### GdR SOC2

![](_page_49_Figure_1.jpeg)

## SAMOS XIX

- 19th edition of SAMOS Conference
- July 7-11, submission in March

Horizon 2020 European Union Funding CERBER

![](_page_50_Picture_3.jpeg)

![](_page_50_Picture_4.jpeg)

![](_page_50_Picture_5.jpeg)

## Takeaway Message

MoAs can early predict performance/quality

- Especially for HPeC systems

MoAs are not HW Models

- They model HW + protocols + OS + ...

- MoAs are built/learnt top-down
  - They can and should be simple
- The need for MoAs may rise
  - Due to Fog/Edge Computing complexity

![](_page_51_Picture_9.jpeg)

![](_page_51_Figure_10.jpeg)

## **Questions?**

![](_page_52_Picture_1.jpeg)

![](_page_52_Picture_2.jpeg)

![](_page_52_Picture_3.jpeg)

www.cerbero-h2020.eu

Pelcat, M; Mercat, A; Desnos, K; Maggiani, L; Liu, Y; Heulot, J; Nezan, J-F; Hamidouche, W; Ménard, D; Bhattacharyya, S (2017) "Reproducible Evaluation of System Efficiency with a Model of Architecture: From Theory to Practice", IEEE TCAD.

![](_page_52_Picture_6.jpeg)