Multi-Grain Reconfiguration for Advanced Adaptivity in Cyber-Physical Systems

Tiziana Fanni*, Alfonso Rodríguez[†]

*Università degli Studi di Cagliari, Email: tiziana.fanni@diee.unica.it [†]Universidad Politécnica de Madrid, Email: alfonso.rodriguezm@upm.es

The H2020 CERBERO European Project aims at developing a continuous design environment for CPS, including modelling, deployment and verification (http://www.cerberoh2020.eu/). The efficient support for runtime reconfiguration, taking into account an uncertain environment with changing requirements, is among the CERBERO expected outcomes. In CERBERO, two tools offer support for hardware reconfiguration. The ARTICo³ framework provides adaptive and scalable hardware acceleration by using Dynamic Partial Reconfiguration (DPR) [1]. The MDC design suite, on the other hand, delivers Coarse-Grained Reconfigurable (CGR) systems based on the dataflow model of computation, and has been already proved to be a viable solution to enable adaptivity in CPS [2]. The integration of ARTICo³ and MDC combines together the benefits from both DPR and CGR, leading to the implementation of flexible systems that can adapt to the changing requirements of most CPS scenarios. Figure 1 shows the integrated design flow: it starts from highlevel descriptions of the functionalities to be implemented; the integrated toolchain derives the corresponding CGR HDL computational kernel and wraps it with the logic necessary to serve as an ARTICo³ DPR reconfigurable partition. Finally, the bitstreams of the system (static part) and of the hardware accelerators (reconfigurable partitions) are generated. On the software side, the toolchain has the capability, inherited from ARTICo³, of generating the application executable that manages operation execution and computation offloading to the hardware accelerators. Bottom part of Figure 1 depicts an example of the implemented multi-grain reconfigurable architecture providing scalable parallelism through DPR and fast functional reconfiguration with CGR.

TUTORIAL DESCRIPTION

This tutorial shows the multi-grain reconfiguration capabilities of the combined MDC-ARTICo³ flow in an imageprocessing application scenario, and it is divided in three parts:

- Composition of the dataflow-based ARTICo³ compliant CGR accelerators, adopting MDC Tool.
- Composition of DPR-enabled computing systems, using the CGR-based accelerators and the ARTICo³ framework.
- 3) Running on Board. In order to switch from one kernel to another, the user can decide to use the DPR approach of ARTICo³ to completely change the logic instantiated



Fig. 1. Integrated Toolchain for Multi-Grain Reconfigurable Systems Design

in each slot, or to use the CGR approach of the MDCgenerated accelerators to multiplex the internal datapath of the accelerators.

As a result, it is possible to see, in real time, the runtime overheads of each type of reconfiguration mechanism. Additional adaptivity evaluation can be performed by changing the working point of the application, which is based on several parameters: input image size, number of hardware accelerators used to exploit data-level parallelism.

REFERENCES

- A. Rodríguez *et al.*, "Fpga-based high-performance embedded systems for adaptive edge computing in cyber-physical systems: The artico3 framework," *Sensors*, vol. 18, no. 6, 2018.
- [2] F. Palumbo et al., "Power-awarness in coarse-grained reconfigurable multi-functional architectures: a dataflow based strategy," Journal of Signal Processing Systems, pp. 1–26, 2016.