



Multi-Grain Reconfiguration for Advanced Adaptivity in Cyber-Physical Systems

Tiziana Fanni – tiziana.fanni@diee.unica.it

Università degli Studi di Cagliari



Horizon 2020
European Union funding
for Research & Innovation

Who and Where



Who and Where



Who and Where





Who and Where



Who and Where



UNIVERSITY OF CAGLIARI





Who and Where




UNIVERSITY OF SASSARI

UNIVERSITY OF CAGLIARI




Who and Where



INSA RENNES



UNIVERSITY OF SASSARI



UNIVERSITY OF CAGLIARI




...and What

Reconfigurable systems design and development of code generation tools for low power reconfigurable hardware architectures.

UNIVERSITY OF SASSARI



UNIVERSITY OF CAGLIARI



Outline

- **Concepts & Definition**
 - Self-Adaptation in Cyber-Physical Systems
 - Types of Adaptation
 - The Adaptation Loop
- **Adaptive CPS: The CERBERO approach**
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- **HW Adaptation in CERBERO**
 - ARTICo3
 - MDC-compliant CG adaptation
- **Mixed-Grain Adaptivity**
 - ARTICo3 + MDC integration
- **Next-steps**
 - Monitoring
 - Adaptivity Support

Outline

- **Concepts & Definition**
 - **Self-Adaptation in Cyber-Physical Systems**
 - **Types of Adaptation**
 - **The Adaptation Loop**
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Next-steps
 - Monitoring
 - Adaptivity Support

Self-Adaptation in Cyber-Physical Systems



Self-Adaptation in Cyber-Physical Systems



ENVIRONMENTAL AWARENESS: Influence of the environment on the system, i.e. daylight vs. nocturnal, radiation level changes, etc.

Sensors are needed to interact with the environment and capture conditions variations.



Self-Adaptation in Cyber-Physical Systems



ENVIRONMENTAL AWARENESS: Influence of the environment on the system, i.e. daylight vs. nocturnal, radiation level changes, etc.

Sensors are needed to interact with the environment and capture conditions variations.

USER-COMMANDED: System-User interaction, i.e. user preferences, etc.
Proper human-machine interfaces are needed to enable interaction and capture commands.



Self-Adaptation in Cyber-Physical Systems



ENVIRONMENTAL AWARENESS: Influence of the environment on the system, i.e. daylight vs. nocturnal, radiation level changes, etc.

Sensors are needed to interact with the environment and capture conditions variations.

USER-COMMANDED: System-User interaction, i.e. user preferences, etc.
Proper human-machine interfaces are needed to enable interaction and capture commands.




SELF-AWARENESS: The internal status of the system varies while operating and may lead to reconfiguration needs, i.e. chip temperature variation, low battery.


Status monitors are needed to capture the status of the system.




Adaptation Loop




Adaptation Loop




Adaptation Loop



Adaptation Loop



Adaptation Loop



Adaptation Loop

Adapt:

Reconfigure the heterogenous (HW-SW) computing infrastructure. Multiple fabrics.

Sense the world (PHY):

Context awareness

Sense the system (CYB):

Self-awareness

Sense and monitor

Estimate KPI

Estimate Performance:

runtime models

Analyse & Decide:

Change task – Optimize – Repair

Decide to adapt

Produce adaptation...

Command Adaptation:



Put in place the actions for the required adaptation

... on an
adaptable Fabric



Outline

- Concepts & Definition
 - Self-Adaptation in Cyber-Physical Systems
 - Types of Adaptation
 - The Adaptation Loop
- **Adaptive CPS: The CERBERO approach**
 - **Self-Adaptation in CERBERO H2020**
 - **Adaptation Fabrics in CERBERO H2020**
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Next-steps
 - Monitoring
 - Adaptivity Support



Self-Adaptation in CERBERO H2020





Self-Adaptation in CERBERO H2020





Self-Adaptation in CERBERO H2020





Self-Adaptation in CERBERO H2020





Self-Adaptation in CERBERO H2020





Self-Adaptation in CERBERO H2020





Self-Adaptation in CERBERO H2020



Self-Adaptation in CERBERO H2020



Adaptation fabrics in CERBERO H2020




Outline

- Concepts & Definition
 - Self-Adaptation in Cyber-Physical Systems
 - Types of Adaptation
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- **HW Adaptation in CERBERO**
 - **ARTICo3**
 - **MDC-compliant CG adaptation**
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Next-steps
 - Monitoring
 - Adaptivity Support


ARTiCo³ Architecture

SRAM-Based FPGA




ARTiCo³ Architecture

SRAM-Based FPGA





ARTiCo³ Design Flow





ARTiCo³ Architecture

SRAM-Based FPGA




ARTiCo³ Architecture

SRAM-Based FPGA



ARTICo³ Architecture


SRAM-Based FPGA



- Multiple accelerators providing performance scalability and **adaptive** fault tolerance
- Coalesced transactions for fast data exchange via AXI4-full
- Runtime support by ARTICo³ API
- It follows a data-parallel MoC, similar to GPUs

ARTICo³ Architecture

SRAM-Based FPGA



- Multiple accelerators providing performance scalability and **adaptive** fault tolerance
- Coalesced transactions for fast data exchange via AXI4-full
- Runtime support by ARTICo³ API
- It follows a data-parallel MoC, similar to GPUs

MDC tool: Dataflow to HW Mapping

**Multi Dataflow
Composer Tool**

Structural Profiler

Power Manager

*Co-Processor
Generator*

MDC design suite

<http://sites.unica.it/rpct/>

MDC tool: Dataflow to HW Mapping

**Multi Dataflow
Composer Tool**

Structural Profiler


Power Manager

*Co-Processor
Generator*

MDC design suite

<http://sites.unica.it/rpct/>

Dataflow Specifications



MDC tool: Dataflow to HW Mapping

**Multi Dataflow
Composer Tool**

Structural Profiler


Power Manager

*Co-Processor
Generator*


MDC design suite

<http://sites.unica.it/rpct/>


Dataflow Specifications



N:1



MDC Tool: Coprocessor Generator



MDC design suite

<http://sites.unica.it/rpct/>

Co-Processor Generator:

generation of ready-to-use Xilinx IPs

MDC Tool: Coprocessor Generator


**Multi Dataflow
Composer Tool**
Structural Profiler
Power Manager

*Co-Processor
Generator*



MDC design suite
<http://sites.unica.it/rpct/>

Co-Processor Generator:

generation of ready-to-use Xilinx IPs





CG Reconfiguration: Runtime KPI Trade-Offs



Example of multi-profile CGR system: HEVC interpolator




INSA
RENNES



DPR & CG-VRC

DPR → Dynamic and Partial Reconfiguration


- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)



DPR & CG-VRC

DPR → *Dynamic and Partial Reconfiguration*

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)




DPR & CG-VRC

DPR → *Dynamic and Partial Reconfiguration*

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)


CG-VRC → *Coarse Grain - Virtual Reconfigurable Circuits*



DPR & CG-VRC


DPR → *Dynamic and Partial Reconfiguration*

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)



CG-VRC → *Coarse Grain - Virtual Reconfigurable Circuits*


- High reconfiguration speed
- Lower operation speed (mux and size)
- Higher Area Overhead
- Technology independent (ASIC or FPGA)




DPR + CG-VRC: ARTICo³ + MDC

DPR + CG-VRC: ARTICo³ + MDC

ARTICo3




SRAM-Based FPGA




DPR + CG-VRC: ARTICo³ + MDC

ARTICo³




SRAM-Based FPGA




DPR + CG-VRC: ARTICo³ + MDC



ARTICo³



SRAM-Based FPGA




Coarse-Grain MDC Logic




DPR + CG-VRC: ARTICo³ + MDC



ARTICo³




SRAM-Based FPGA




Coarse-Grain MDC Logic



Mixed-Grain A3+MDC




SRAM-Based FPGA




DPR + CG-VRC: ARTICo³ + MDC



ARTICo³




SRAM-Based FPGA




Coarse-Grain MDC Logic



Mixed-Grain A3+MDC



SRAM-Based FPGA




Outline


- Concepts & Definition
 - Self-Adaptation in Cyber-Physical Systems
 - Types of Adaptation
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- **Mixed-Grain Adaptivity**
 - **ARTICo3 + MDC integration**
- Next-steps
 - Monitoring
 - Adaptivity Support

ARTICo³ + MDC: Kernels Adaptation

ARTICo³ slot wrapper




MDC generated IP




ARTICo³ + MDC: Kernels Adaptation

ARTICo³ slot wrapper




MDC generated IP




ARTICo³ + MDC: Kernels Adaptation

ARTICo³ slot wrapper




MDC generated IP





ARTICo³ + MDC: Kernels Adaptation

ARTICo³ slot wrapper




MDC generated IP





ARTICo³ + MDC: Kernels Adaptation

ARTICo³ slot wrapper





MDC generated IP



ARTICo³ + MDC: Integration

Hardware Design Flow



ARTICo³ Design Flow



ARTICo³ + MDC: Integration



Hardware Design Flow

ARTICo³ Design Flow





ARTICo³ + MDC: Integration

Hardware Design Flow




ARTICo³ + MDC: Integration

Hardware Design Flow




ARTICo³ + MDC: Mixed-Grain



Max Troughput
Max QoS


ARTICo3



ARTICo³ + MDC: Mixed-Grain




Max Troughput
Max QoS



Max Troughput
Degraded QoS

ARTICo3



ARTICo³ + MDC: Mixed-Grain



Max Troughput
Max QoS




Max Troughput
Degraded QoS




Less Troughput
Degraded QoS

ARTICo³



MDC-Compliant SLOTS



MDC-Compliant SLOTS



MDC-Compliant SLOTS





MDC-Compliant SLOTS

Outline



- Concepts & Definition
 - Self-Adaptation in Cyber-Physical Systems
 - Types of Adaptation
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- **Next-steps**
 - **Monitoring**
 - **Adaptivity Support**

Self-Adaptation in CERBERO H2020: Monitors




Mixed-Grain Adaptivity

Hardware Design Flow




Mixed-Grain Self-Adaptivity

Hardware Design Flow




ACT




Adaptivity Support: CERBERO Framework


- CERBERO Framework
 - Integrated design environment to *model, explore, deploy and verify* complex *adaptive CPS*
 - Address the lack of integrated toolchains capable of:
 - Spanning across layers
 - *Dealing with adaptivity and heterogeneity*
 - Providing system in the loop co-simulation





Adaptivity Support @ Design-Time




Adaptivity Support @ Run-Time




HW Adaptation Loop: CERBERO Tools




HW Adaptation Loop: CERBERO Tools




HW Adaptation Loop: CERBERO Tools



HW Adaptation Loop: CERBERO Tools



HW Adaptation Loop: CERBERO Tools





Thank you for your attention

Tiziana Fanni – tiziana.fanni@diee.unica.it

Università degli Studi di Cagliari



Horizon 2020
European Union funding
for Research & Innovation