



Exploiting Dataflows for Reconfigurable Hardware Accelerators

Francesca Palumbo¹, Claudio Rubattu^{1,2}, Carlo Sau³, Tiziana Fanni³, Luigi Raffo³

¹University of Sassari, PolComIng – Information Engineering Group


²University of Rennes, INSA Group

³University of Cagliari, Diee – Microelectronics and Bioengineering Group


Who and Where



UNIVERSITY OF SASSARI



UNIVERSITY OF CAGLIARI



Who and Where



Outline

- The origins of our dataflow to hardware studies: the RPCT Project
 - Context
 - Target Technologies
 - Project Development
- The MDC tool
 - Approach
 - Baseline Functionality and Extensions
- Contexts of application
 - Neural Signal Decoding
 - HEVC Interpolation Filters
- Final Remarks

Outline

- The origins of our dataflow to hardware studies: the RPCT Project
 - Context
 - Target Technologies
 - Project Development
- The MDC tool
 - Approach
 - Baseline Functionality and Extensions
- Contexts of application
 - Neural Signal Decoding
 - HEVC Interpolation Filters
- Final Remarks

Modern Embedded Systems

Embedded Systems (*real-time* computing systems with a dedicated functionality) are pervasive (*98%* of computers are embedded) and may present *sensing* and *actuating* capabilities.



Modern Embedded Systems

Embedded Systems (*real-time* computing systems with a dedicated functionality) are pervasive (*98%* of computers are embedded) and may present *sensing* and *actuating* capabilities.



Complex
functionalities.

Colliding technical
requirements.



Multimedia Domain



HIGH PERFORMANCES

real time, portability, long battery life

UP-TO-DATE SOLUTIONS

last audio/video codecs, file formats...

MORE INTEGRATED FEATURES

MP3, Camera, Video, GPS...

MARKET DEMAND

convenient form factor, affordable price, fashion



Target & Technological Challenges

- **DATAFLOW MODEL OF COMPUTATION**
 - Modularity and parallelism → **EASIER INTEGRATION AND FAVOURED RE-USABILITY**
- **COARSE-GRAINED RECONFIGURABILITY**
 - Flexibility and resource sharing → **MULTI-APPLICATION PORTABLE DEVICES**



The RPCT project (2012-2015) has been funded by Sardinian Regional Government (L.R. 7/2007, CRP-18324).
<http://sites.unica.it/rpct/>



Target & Technological Challenges

- **DATAFLOW MODEL OF COMPUTATION**
 - Modularity and parallelism → **EASIER INTEGRATION AND FAVOURED RE-USABILITY**
- **COARSE-GRAINED RECONFIGURABILITY**
 - Flexibility and resource sharing → **MULTI-APPLICATION PORTABLE DEVICES**

Reconfigurable Platform Composer Tool Project


Automated **DESIGN FLOW** are fundamental to guarantee **SHORTER TIME-TO-MARKET**. Dealing with **APPLICATION SPECIFIC MULTI-CONTEXT** systems, in particular for **KERNEL ACCELERATORS**, state of the art still lacks in providing a broadly accepted solution.




The RPCT project (2012-2015) has been funded by Sardinian Regional Government (L.R. 7/2007, CRP-18324).
<http://sites.unica.it/rpct/>



Reasons for Coarser-Grain



Reasons for Coarser-Grain



	Fine Grained	Coarse Grained
	bit-level	word-level
Flexibility	😊	😐
Speed	😐	😊
Memory	😢	😐

- **Coarse Grained (CG):**
 - both in ASIC and FPGA
 - 1 clock cycle switching, with dedicated switching blocks.
- **Fine Grained (FG):**
 - FPGA only
 - switching requires a new bit-stream

Framework Development

2010

2011

2012

2013

2014

2015

2016

Baseline tool specification:
Multi-Dataflow Composer (MDC) tool



MPEG-RVC Framework Integration:
Orcc + MDC + Xronos + Turnus



Framework Development

2010

2011

2012

2013

2014

2015

2016

Baseline tool specification:
Multi-Dataflow Composer (MDC) tool



MPEG-RVC Framework Integration:
Orcc + MDC + Xronos + Turnus



MDC:
Structural Profiler



MDC:
Low-Power Extension



MDC:
Co-processor Generator

Framework Evaluation

2010

2011

2012

2013

2014

2015

2016

Reconfigurable Image/Video Coding: JPEG e
H.264



Adaptive Filtering:
HEVC Encoding

Framework Evaluation

2010

2011

2012

2013

2014

2015

2016

Reconfigurable Image/Video Coding: JPEG e
H.264



Neural Signal Decoding




Adaptive Filtering:
HEVC Encoding




Cryptograph
ic Systems


Outline

- The origins of our dataflow to hardware studies: the RPCT Project
 - Context
 - Target Technologies
 - Project Development
- The MDC tool
 - Approach
 - Baseline Functionality and Extensions
- Contexts of application
 - Neural Signal Decoding
 - HEVC Interpolation Filters
- Final Remarks




Design Suite & Targeted Challenges









Design Suite & Targeted Challenges





Design Suite & Targeted Challenges




Design Suite & Targeted Challenges




Design Suite & Targeted Challenges






Baseline: Dataflow to HW




Baseline: Dataflow to HW



MDC Front-End: Multi-Dataflow Generator



MDC front-end





SB	0	1	2
α	1	1	0
β	0	0	0
γ	x	x	1

Datapath Merging Problem: Graph Model



GRAPHS

$$G_i = (V_i, E_i)$$





Datapath Merging Problem: Graph Model



GRAPHS

$$G_i = (V_i, E_i)$$



LABELING

$$\pi_i : V_i \rightarrow T$$





Datapath Merging Problem: Graph Model



GRAPHS

$$G_i = (V_i, E_i)$$



LABELING


$$\pi_i : V_i \rightarrow T$$



MAPPING

$$\begin{aligned} \mu_i(v) &= u, \\ (v \in V_i, u \in V) &\downarrow \\ \pi_i(v) &= \pi(u) \end{aligned}$$

$$\begin{aligned} e(v_i, v_{i'}) &\in E_i \\ \downarrow & \\ e(\mu_i(v_i), \mu_i(v_{i'})) &\in E \end{aligned}$$





Datapath Merging Problem: Graph Model




GRAPHS

$$G_i = (V_i, E_i)$$



LABELING

$$\pi_i : V_i \rightarrow T$$



MAPPING

$$\mu_i(v) = u,$$

$$(v \in V_i, u \in V)$$


\downarrow

$$\pi_i(v) = \pi(u)$$

$$e(v_i, v_{i'}) \in E_i$$

\downarrow

$$e(\mu_i(v_i), \mu_i(v_{i'})) \in E$$





PROBLEM STATEMENT: find a **Reconfigurable Graph G (V, E)** with the minimum costs ($\min |V|$ and $\min |E|$)

Datapath Merging Problem: Graph Model




GRAPHS

$$G_i = (V_i, E_i)$$



LABELING


$$\pi_i : V_i \rightarrow T$$



MAPPING

$$\begin{aligned} \mu_i(v) &= u, \\ (v \in V_i, u \in V) &\downarrow \\ \pi_i(v) &= \pi(u) \end{aligned}$$

$$\begin{aligned} e(v_i, v_{i'}) &\in E_i \\ \downarrow & \\ e(\mu_i(v_i), \mu_i(v_{i'})) &\in E \end{aligned}$$



PROBLEM STATEMENT: find a **Reconfigurable Graph $G(V,E)$** with the minimum costs ($\min |V|$ and $\min |E|$)
feasible solution:



$$\forall T \in T, V^T = \{v : \pi(v) = T\} \quad \rightarrow \quad |V^T| = \max |V_i^T|, V_i^T = \{v_i : \pi_i(v_i) = T\}$$

Datapath Merging Problem: Graph Model




GRAPHS

$$G_i = (V_i, E_i)$$



LABELING


$$\pi_i : V_i \rightarrow T$$



MAPPING

$$\begin{aligned} \mu_i(v) &= u, \\ (v \in V_i, u \in V) &\downarrow \\ \pi_i(v) &= \pi(u) \end{aligned}$$

$$\begin{aligned} e(v_i, v_{i'}) &\in E_i \\ \downarrow & \\ e(\mu_i(v_i), \mu_i(v_{i'})) &\in E \end{aligned}$$



PROBLEM STATEMENT: find a **Reconfigurable Graph $G(V,E)$** with the minimum costs ($\min |V|$ and $\min |E|$) feasible solution:

$$\forall T \in T, V^T = \{v : \pi(v) = T\} \quad \rightarrow \quad |V^T| = \max |V_i^T|, V_i^T = \{v_i : \pi_i(v_i) = T\}$$

optimal solution:



feasible solution with $\min |E|$

Datapath Merging Problem: Graph Model





GRAPHS

$$G_i = (V_i, E_i)$$



LABELING


$$\pi_i : V_i \rightarrow T$$



MAPPING

$$\begin{aligned} \mu_i(v) &= u, \\ (v \in V_i, u \in V) \quad \downarrow & \\ \pi_i(v) &= \pi(u) \end{aligned}$$


$$\begin{aligned} e(v_i, v_{i'}) \in E_i \quad \downarrow \\ e(\mu_i(v_i), \mu_i(v_{i'})) \in E \end{aligned}$$



PROBLEM STATEMENT: find a **Reconfigurable Graph $G(V,E)$** with the minimum costs ($\min |V|$ and $\min |E|$)


NP-complete problem: N. Moreano, et al., “Datapath merging and interconnection sharing for reconfigurable architectures”, Symp. On System Synthesis, 2002.

MDC Back-End: Platform Composer






Integration within MPEG-RVC





Integration within MPEG-RVC



Structural Profiler

What are the topological characteristics impacting on the CGR substrate?



1. Number of merged dataflow specifications



Structural Profiler

What are the topological characteristics impacting on the CGR substrate?

1. Number of merged dataflow specifications





Structural Profiler



What are the topological characteristics impacting on the CGR substrate?



2. Merging order



Structural Profiler


What are the topological characteristics impacting on the CGR substrate?

2. Merging order







Structural Profiler



Structural Profiler



Structural Profiler






Structural Profiler


$$Area = \sum_{i=1}^M a_i$$

$$Power = \sum_{i=1}^M p_i$$



current design point (DP)

low level feedback



$$Frequency = \frac{1}{CP} = \frac{1}{\max(CP_{in}, CP_{SB})}$$

longest SB chain within the DP

number of SBs in the DP chain

$$CP_{in} = \max(CP_j)$$




$$CP_{SB} = f(b)^* \ln(N_{SB}) + g(b)$$

empirical functions of the SB size in bits b



Structural Profiler

Automated Pareto Analysis






MSs = Merged dataflow Specifications (example with N=7)

Structural Profiler




Automated Pareto Analysis






Dynamic Power Management







Dynamic Power Management




α execution: E and F are wasting power!







Dynamic Power Management




β execution: B, C and F are wasting power!




Dynamic Power Management




γ execution: A, B, C, E, SB0 and SB1 are wasting power!







Dynamic Power Management



Dynamic Power Management




MDC front-end





Logic Regions (LRs)
Identification


LR	1	2	3	4	5
actors	A	B,C	D	E	F
α	1	1	1	0	0
β	1	0	1	1	0
γ	0	0	1	0	1





Dynamic Power Management





Co-Processor Generator





Co-Processor Generator





Co-Processor Generator





Co-Processor Generator





Co-Processor Generator





Co-Processor Generator





Co-Processor Generator




Co-Processor Generator





Co-Processor Generator




Co-Processor Generator



Co-Processor Generator





User Interface

The screenshot shows the 'Compilation settings' tab of the MDC2.0 interface. Key sections include:

- Backend:** Select a backend: MDC, Output folder: D:\UNISS\MDC2.0@UNISS\UMD.
- Options:** A group of checkboxes:
 - List of Networks to be Compiled and Merged (highlighted with an orange border).
 - Number of Networks: 3
 - XDF List of Files: test.Addition, test.Multiplication, test.Subtraction (with an 'Add...' button).
 - Generate HDL multi-dataflow (highlighted with an orange border).
 - Preferred HDL protocol: RVC (with a dropdown menu).
 - Checkboxes for: Specify a Custom Hardware Communication Protocol, Compute Logic Regions, Import Buffer Size File List, Import Clock Domain File List, and Generate Coprocessor Template Interface Layer (beta).
 - Type of Template Interface Layer: MEMORY-MAPPED (with a dropdown menu).
 - Enable Profiling.
- Merging Algorithm:** EMPIRIC (dropdown menu), Generate RVC-CAL multi-dataflow (checkbox), CAL type: STATIC (dropdown menu).

Input Dataflow Specifications

Specify the Extension to be used (if any).

Outline

- The origins of our dataflow to hardware studies: the RPCT Project
 - Context
 - Target Technologies
 - Project Development
- The MDC tool
 - Approach
 - Baseline Functionality and Extensions
- Contexts of application
 - Neural Signal Decoding
 - HEVC Interpolation Filters
- Final Remarks


Contexts of application

What kinds of applications can be combined with MDC?

Contexts of application

What kinds of applications can be combined with MDC?


1. Different applications with common computational operations: it is achieved by considering applications from the same application field or small actor granularities.




Contexts of application

What kinds of applications can be combined with MDC?

1. **Different applications with common computational operations:** it is achieved by considering applications from the **same application field** or **small actor granularities**.




2. **Different working points of the same applications obtained through several strategies (e.g. actor parallelization, actor variants, granularity modification, approximate computing, ...)**



Contexts of application


What kinds of applications can be combined with MDC?

1. **Different applications with common computational operations:** it is achieved by considering applications from the **same application field** or **small actor granularities**.



EXAMPLE: Neural Signal Decoding


2. **Different working points of the same applications** obtained through several strategies (e.g. **actor parallelization**, actor variants, granularity modification, **approximate computing**, ...)



EXAMPLE: HEVC interpolation filters

Neural Signal Decoding


Resource Optimization



Implantable Devices: strict **area** & **power** requirements

Neural Signal Decoding

Resource Optimization



Implantable Devices: strict **area** & **power** requirements

Neural Signal Decoding:

- Fast
- Low Area
- Low Power

Wavelet denoising


Spike detection

Spike sorting

D. Pani, et al., «Real-time processing of tflife neural signals on embedded dsp platforms: A case study» *Neural Engineering*, 2011.

Neural Signal Decoding

Resource Optimization



Implantable Devices: strict **area** & **power** requirements

Neural Signal Decoding:

- Fast
- Low Area
- Low Power


Wavelet denoising

Spike detection

Spike sorting


D. Pani, et al., «Real-time processing of tflife neural signals on embedded dsp platforms: A case study» *Neural Engineering*, 2011.

MDC can be used to build the accelerators compliant to those constraints.



Neural Signal Decoding


Resource Optimization



	# actors	#sbox
12 networks (dec_filter, Thr, rec_filter, NEO, idx_max_abs, Avg, sqr_sum, weight_mul, dot_prod, idx_max, sync_avg, sync_wavg)	46	0
MDC network	14	86

Neural Signal Decoding

Resource Optimization



	# actors	#sbox
12 networks (dec_filter, Thr, rec_filter, NEO, idx_max_abs, Avg, sqr_sum, weight_mul, dot_prod, idx_max, sync_avg, sync_wavg)	46	0


MDC network

14

86

Neural Signal Decoding

Resource Optimization



	# actors	#sbox
12 networks (dec_filter, Thr, rec_filter, NEO, idx_max_abs, Avg, sqr_sum, weight_mul, dot_prod, idx_max, sync_avg, sync_wavg)	46	0
MDC network	14	86



Neural Signal Decoding

Resource Optimization


Wavelet
denoising

Spike
detection

Spike
sorting



	# actors	#sbox
12 networks (dec_filter, Thr, rec_filter, NEO, idx_max_abs, Avg, sqr_sum, weight_mul, dot_prod, idx_max, sync_avg, sync_wavg)	46	0
MDC network	14	86



HEVC Interpolation Filters


Multiple Working Points

- **Approximate Computing:** trading a controlled quality degradation (# taps) for an increased energy efficiency
- **Software Implementation:** Erwan Raffin, et al., “*Low power HEVC software decoder for mobile devices*”, JRTIP 12(2): 495-507 (2016)

HEVC Interpolation Filters

Multiple Working Points


- **Approximate Computing:** trading a controlled quality degradation (# taps) for an increased energy efficiency
- **Software Implementation:** Erwan Raffin, et al., “*Low power HEVC software decoder for mobile devices*”, JRTIP 12(2): 495-507 (2016)



HEVC Interpolation Filters

Multiple Working Points


design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μ J]	time per block [cycles]	# interpolated pixels in a fixed time					
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957					
	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)					
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)					
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)					
legacy_chroma	163	33	2	8	217	3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)					
	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9	0.053	107	14753					
reconf_chroma (vs legacy %)						4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)					
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)					
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)					



HEVC Interpolation Filters

Multiple Working Points



design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μ J]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)		7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)		5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
legacy_chroma	163	33	2	8	217	3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)		3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)		2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)



HEVC Interpolation Filters

Multiple Working Points


design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μ J]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
legacy_chroma	163	33	2	8	217	3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)



HEVC Interpolation Filters

Multiple Working Points


design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μ J]	time per block [cycles]	# interpolated pixels in a fixed time	
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957	
	582 (+175%) 85 (+130%) 4 (+0%) 16 (+0%)				200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)	
						7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)	
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)	
reconf_luma (vs legacy %)						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)	
	163 33 2 8				217	4	9	0.053	107	14753	
	383 (+135%) 65 (+97%) 2 (+0%) 8 (+0%)					4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)	
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)	
legacy_chroma					200 (-12%)	2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)	
	383 (+135%) 65 (+97%) 2 (+0%) 8 (+0%)					4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)	
						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)	
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)	



HEVC Interpolation Filters

Multiple Working Points


design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dE [μ J]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
reconf_luma (vs legacy %)	582 (+175%)	85 (+130%)	4 (+0%)	16 (+0%)	200 (-6%)	7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
						5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
legacy_chroma	163	33	2	8	217	3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
reconf_chroma (vs legacy %)	383 (+135%)	65 (+97%)	2 (+0%)	8 (+0%)	200 (-12%)	3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
						2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)



Outline

- The origins of our dataflow to hardware studies: the RPCT Project
 - Context
 - Target Technologies
 - Project Development
- The MDC tool
 - Approach
 - Baseline Functionality and Extensions
- Contexts of application
 - Neural Signal Decoding
 - HEVC Interpolation Filters
- Final Remarks

Conclusion and Future Plan



..... & MORE



The RPCT project (2012-2015) has been funded by Sardinian Regional Government
(L.R. 7/2007, CRP-18324).
<http://sites.unica.it/rpct/>



Thanks To ...



EU Commission for funding the **CERBERO** (*Cross-layer modEl-based fRamework for multi-oBjective dEsign of Reconfigurable systems in unceRtain hybRid envirOnments*) project as part of the H2020 Programme under grant agreement No 732105.

Coordinator:

Michal Masin (IBM), michaelm@il.ibm.com

Scientific Coordinator:

Francesca Palumbo (UniSS), fpalumbo@uniss.it

Innovation Manager:

Katiuscia Zedda (Abinsula),
katiuscia.zedda@abinsula.com


Dissemination-Communication Manager:

Francesco Regazzoni (USI),
francesco.regazzoni@usi.ch



Some References

1. Sau C, et al., “*Challenging the Best HEVC Fractional Pixel FPGA Interpolators With Reconfigurable and Multi-frequency Approximate Computing*”, IEEE ESL 2017
2. Palumbo F., et al., “*Power-Awareness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy*”, JSPS 2017
3. Sau C., et al., “*Automated Design Flow for Multi-Functional Dataflow-Based Platforms*”, JSPS 2015
4. Palumbo F., et al., “*The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms*”, JRTIP 2014



Exploiting Dataflows for Reconfigurable Hardware Accelerators



**Francesca Palumbo, Claudio Rubattu,
Carlo Sau, Tiziana Fanni, Luigi Raffo**

Rennes, 12-14 December 2017