# Challenging CPS Trade-Off Adaptivity with Coarse-Grained Reconfiguration

Francesca Palumbo<sup>1</sup>, Carlo Sau<sup>2</sup>, **Tiziana Fanni<sup>2</sup>**, Luigi Raffo<sup>2</sup>



<sup>1</sup>Università degli Studi di Sassari, PolComIng



<sup>2</sup>Università degli Studi di Cagliari, DIEE



21-22 September 2017 – Rome (IT)

#### Outline

- Introduction
  - Cyber Physical Systems
  - Coarse-Grained Reconfiguration
  - Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions

#### Outline

#### Introduction

- Cyber Physical Systems
- Coarse-Grained Reconfiguration
- Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions

Complex systems with different interacting and deeply intertwined components, providing multiple and distinct behavioral modalities potentially changing over time, that contribute concurrently to determine the behavior of the system as a whole.

Complex systems with different interacting and deeply intertwined components, providing multiple and distinct behavioral modalities potentially changing over time, that contribute concurrently to determine the behavior of the system as a whole. Layers (dominat aspects):

- functional
- physical
- communication
- Subjected to Functional (F) and Non-Functional (NF) requirements variation in time.

Complex systems with different interacting and deeply intertwined components, providing multiple and distinct behavioral modalities potentially changing over time, that contribute concurrently to determine the behavior of the system as a whole. Layers (dominat aspects):

- functional
- physical
- communication
- Subjected to Functional (F) and Non-Functional (NF) requirements variation in time.



Complex systems with different interacting and deeply intertwined components, providing multiple and distinct behavioral modalities potentially changing over time, that contribute concurrently to determine the behavior of the system as a whole.

Layers (dominat aspects):

- functional
- physical
- communication

Subjected to Functional (F) and Non-Functional (NF) requirements variation in time.



Flexibility

Efficiency







**Reconfigurable computing** provides a **trade-off between execution efficiency** typical of ASICs **and flexibility** mainly exhibited by GP devices.



**Reconfigurable computing** provides a **trade-off between execution efficiency** typical of ASICs **and flexibility** mainly exhibited by GP devices.

	Fine-Grained (FG)	Coarse-Grained (CG)			
	bit-level	word-level			
flexibility	$\odot$				
speed		$\odot$			
memory	8				



















#### Outline

#### Introduction

- Cyber Physical Systems
- Coarse-Grained Reconfiguration
- Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions

#### Dynamic Trade-off Management Advanced Encryption Standard



Selected by the Institute of Standards and Technology to be the standard block cipher. Several implementations are possible.

#### Dynamic Trade-off Management Multi-Profiles AES Implementation



#### Dynamic Trade-off Management Multi-Profiles AES Implementation



#### Outline

#### Introduction

- Cyber Physical Systems
- Coarse-Grained Reconfiguration
- Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions

Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to **50% bit rate reduction at the same subjective video quality** with respect to previous standards (H.264).



Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to **50% bit rate reduction at the same subjective video quality** with respect to previous standards (H.264).



Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to **50% bit rate reduction at the same subjective video quality** with respect to previous standards (H.264).



# Functional Approximate computing: Reduce the number of taps in the filters to save up to 28% of energy



[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.



[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.



[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.



[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.



profile	HIGH		MEDIUM		LOW				
	quality	# taps	energy	quality	# taps	energy	quality	# taps	energy
luma	٢	8/7		۲	5		æ	3	٢
chroma		4	Ø.		3				

[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

#### Outline

#### Introduction

- Cyber Physical Systems
- Coarse-Grained Reconfiguration
- Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions



radix-2 butterfly



radix-2 butterfly





12 butterflies















#### Outline

#### Introduction

- Cyber Physical Systems
- Coarse-Grained Reconfiguration
- Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions

#### AES on Artix-7 FPGA



CGR AES-128: energy vs throughput

#### AES on Artix-7 FPGA



CGR AES-128: energy vs throughput

•r = 4

- less energy efficient ciphers
- maximum throughput → high performance applications (video stream encryption)

#### AES on Artix-7 FPGA



#### CGR AES-128: energy vs throughput

•r = 4

less energy efficient ciphers

 maximum throughput → high performance applications (video stream encryption)

•r = 2

more energy efficient ciphers

• slower execution  $\rightarrow$  less computational demanding tasks (communicating with a RFID)





# High Profile – 8 taps luma and 4 taps chroma High quality → higher energy



High Profile – 8 taps luma and 4 taps chroma
High quality → higher energy
Low Profile – 3 taps luma and 2 taps chroma
Lower quality → lower energy → saves up to 15% luma and 5% chroma



High Profile – 8 taps luma and 4 taps chroma
High quality → higher energy
Low Profile – 3 taps luma and 2 taps chroma
Lower quality → lower energy → saves up to 15% luma and 5% chroma

Even adopting a completely automated flow dynamic trade-off management can be still offered!









#### Dynamic trade-off management is Confirmed on ASIC





Dynamic trade-off management is Confirmed on ASIC On ASIC MDC offers automatic implementation of power-gated and clock-gated designs





	Area [GE]	vs Base%		
Base	885575			
CG_full	885871	0.03		
PG_full	926835	4.66		
FFT: Area				

#### Outline

#### Introduction

- Cyber Physical Systems
- Coarse-Grained Reconfiguration
- Multi-Dataflow Composer tool
- Dynamic Trade-off Management
  - Manually implemented CGR AES on FPGA
  - Automatically Derived HEVC interpolator on FPGA
  - Automatically Derived and Optimized FFT on ASIC
- Experimental Results
- Conclusions

#### Conclusions

- Cyber Physical Systems require high performance and flexibility, with low energy consumption.
- Coarse-Grained Reconfiguration (CGR) allows high run-time adaptivity.
- Dynamic trade-off management has been achieved also with automated design strategies without any particular need of manual tuning.
- These results will be used as a starting point for the EU Project CERBERO

#### **Future Directions**

At the CPS physical level application specific efficient accelerators capable of providing flexibility and dynamic adaptation to changeable F/NF requirements.



#### Acknowledgements

The CERBERO project has received funding from the EU Commission's H2020 Programme under grant agreement No 732105.





Applications in Electronics Pervading Industry, Environment and Society ApplePies2017

# Challenging CPS Trade-Off Adaptivity with Coarse-Grained Reconfiguration



Tiziana Fanni

tiziana.fanni@diee.unica.it

21-22 September 2017 – Rome (IT)