SIE2017

Coarse-Grained Reconfiguration: Run-time Adaptivity in Cyber Physical Systems

Francesca Palumbo¹, Carlo Sau², Paolo Meloni², Luigi Raffo²



¹Università degli Studi di Sassari, PolComIng





²Università degli Studi di Cagliari, DIEE



- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

CERBERO project

Cross-layer modEl-based framewoRk for multi-oBjective dEsign of Reconfigurable systems in unceRtain hybRid envirOnments

→ continuous design environment for Cyber-Physical Systems (CPS) including modelling, deployment and verification

http://www.cerbero-h2020.eu/
CERBER

Self-healing system for planetary exploration



Smart Travelling for Electric Vehicle



Oceans Monitoring




Cyber Physical Systems (CPS)

Complex systems with different interacting and deeply intertwined components, providing multiple and distinct behavioral modalities potentially changing over time, that contribute concurrently to determine the behavior of the system as a whole.

Layers (dominat aspects):


- functional
- physical
- communication

Subjected to Functional (F) and Non-Functional (NF) requirements variation in time.



High Efficiency Video Coding (HEVC)

Recent video codec developed by the Joint Collaboration Team on Video Coding (VCEG and MPEG). It provides up to 50% bit rate reduction at the same subjective video quality with respect to previous standards (H.264).



Approximate HEVC Interpolation in Software

With high frame rates the motion vector could be composed of fractional pixel values. In these cases an interpolation (FIR filtering) of the matching block is necessary.

		1/4	1/2	3/4	
	A 00	a 00	b 00	C 00	A 01
1/4	doo	e 00	foo	g 00	
1/2	hoo	ioo	I 00	m 00	
3/4	n 00	O 00	p 00	q 00	
	A 10				A 11

luma	legacy	approximate [1]						
MV α	8/7 tap	7 tap	5 tap	3 tap	1 tap			
1/4, 3/4	-1, 4, -10, 58, 17, -5, 1	-1, 4, -10, 58, 17, -5, 1	1, -6, 20, 54, -5	-4, 20, 48	64			
1/2	-1, 4, -11, 40, 40, -11, 4, -1	-1, 4, 11, 40, 40, -11, 3	2, -9, 40, 40, -9	-9, 41, 32	64			

chroma	legacy	approximate [1]					
ΜV α	4 tap	3 tap	2 tap	1 tap			
1/8, 7/8	-2, 58, 10, -2	-3, 62, 5	58, 7	64			
1/4, 3/4	-4, 54, 16, -2	-5, 58, 11	50, 15	64			
3/8, 5/8	-6, 46, 28, -4	-7, 51, 20	41, 23	64			
1/2	-4, 36, 36, -4	-6, 42, 28	32, 32	64			


→ up to 28% energy saving with a small degradation of decoding quality on an ARM big.LITTLE SoC

[1] E. Nogues et al., "Algorithmic-level approximate computing applied to energy efficient hevc decoding," IEEE Trans. On Emerging Topics in Computing, 2016.

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

Run-time Adaptivity in CPS

At the CPS physical level application specific efficient accelerators capable of providing flexibility and dynamic adaptation to changeable F/NF requirements.








Coarse-Grained Reconfiguration (CGR)




Reconfigurable computing provides a trade-off between execution efficiency typical of ASICs and flexibility mainly exhibited by GP devices.

	Fine-Grained (FG)	Coarse-Grained (CG)			
	bit-level	word-level			
flexibility	©	@			
speed	©	©			
memory	8				

CG HEVC interpolators



CGR HEVC interpolators



profile	HIGH			MEDIUM			LOW		
	quality	# taps	energy	quality	# taps	energy	quality	# taps	energy
luma	©	8/7	8	<u> </u>	5	©	8	3	©
chroma		4	0		3				


[2] F. Palumbo et al., "Runtime energy versus quality tuning in motion compensation filters for HEVC," Proc. of the PDeS Conf., 2016.

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

Achieved Adaptivity

design @200 MHz Xilinx XC7Z020	LUT	FF	BRAM	DSP	Fmax [MHz]	tap	dP (Vivado) [mW]	dΕ [μι]	time per block [cycles]	# interpolated pixels in a fixed time
legacy_luma	212	37	4	16	213	8	11	0.248	460	57957
						8	12 (+9%)	0.270 (+9%)	460 (+0%)	57957 (+0%)
reconf luma	582	85	4	16	200	7	11 (+0%)	0.245 (-1%)	395 (-14%)	59033 (+2%)
(vs legacy %)	(+175%)	(+130%)	(+0%)	(+0%)	(-6%)	5	10 (-9%)	0.217 (-12%)	265 (-42%)	61191 (+6%)
						3	10 (-9%)	0.211 (-15%)	135 (-71%)	63357 (+9%)
legacy_chroma	163	33	2	8	217	4	9	0.053	107	14753
			2 6) (+0%)	8 (+0%)	200 (- 12 %)	4	9 (+0%)	0.053 (+0%)	107 (+0%)	14753 (+0%)
reconf_chroma (vs legacy %)						3	8 (-11%)	0.045 (-13%)	73 (-32%)	15293 (+4%)
(12.12822) 1-1		(10/0)	(-7-7	(-12/0)	2	6 (-33%)	0.033 (-37%)	39 (-64%)	15835 (+7%)	
0.700 0.850	reconf_lu	-11 -2% uma@182MH uma_mF (8@ IHz;3@167M	tz tz -17% 182MHz;7@)179MHz;	-19%	-	0.240	+9% legacy chror reconf_chror 3@186MHz;	ma@193MHz ma_mF (4@193MHz;	-39%
	8	7	#of taps	5	3			4	3 #of taps	2

Comparison with the State of the Art



[3] V. Afonso et al., "Low cost and high throughput FME interpolation for the HEVC emerging video coding standard," Proc. of the IEEE LASCAS Conf., 2013.
[4] E. Kalali et al., "A reconfigurable HEVC sub pixel interpolation hardware," Proc. of the IEEE ICCE Conf., 2013.
[5] C. M. Diniz et al., "A reconfigurable hardware architecture for fractional pixel interpolation in high efficiency video coding," IEEE Comput.-Aided Des. Integr.

Circuits Syst., vol. 34, no. 2, pp. 238-251, 2015.

- Introduction
 - CERBERO and Cyber Physical Systems
 - HEVC Codec and Software Approximate Computing
- Approximate HEVC interpolators
 - Coarse-Grained Reconfiguration
 - From CG HEVC Interpolators to CGR HEVC Interpolators
- Results
 - Achieved Adaptivity
 - Comparison with the State of the Art
- Conclusions

Conclusions

- CERBERO: continuous design environment for Cyber-Physical Systems (CPS)
 - run-time F/NF requirements driven adaptivity
- HEVC power/energy hungry, latest video coding standard
 - Approximate computing on HEVC interpolators demonstrated to provide energy versus quality trade-off
- Coarse-Grained Reconfiguration (CGR) allows approximation of HEVC interpolators in hardware
 - our solution challenges outperforms state of the art solutions
- Future directions on:
 - adopt a multiplier-less solution to further reduce consumption
 - embedding the whole HEVC codec on FPGA (software/hardware)

CPS Summer School 2017



Porto Conte Ricerche, Alghero (Italy) – September 25-30, 2017

Designing Cyber-Physical Systems – From concepts to implementation

Multi-objective Methodologies and Tools for Self-healing and Adaptive Systems

Distinguished lecturers: Alberto Sangiovanni-Vincentelli, Hironori Kasahara,

Muhammad Shafique

Application deadline: July 7th, 2017 http://www.cpsschool.eu/

Acknowledgements

The CERBERO project has received funding from the EU Commission's H2020 Programme under grant agreement No 732105.





Coarse-Grained Reconfiguration: Run-time Adaptivity in Cyber Physical Systems



Carlo Sau Università degli Studi di Cagliari carlo.sau@diee.unica.it